Fore PTO 14408. (Rev. 237) U.S. Department of Commerce Patent and Trademark Office				Atty. Docket No. Serial No IMPJ-0015 10/612,82						
_		1:4	Applicant: Scott A. Cooper							
Information Disclosure Statement by Applicant					Filed: 7/1/2003 Group: 2819					
	(Use several she)	<u> </u>							
		1	J.S. Patent Docume	nts ·						
Init.	Document No.	Date	Name		Class	Subclass	Filing	Date		
	3,958,236	5/18/1976	Kelly							
- N.	4,163,947	8/7/1979	Weedon							
	4,763,105	8/9/1988	Chyun							
	4,914,440	4/3/1990	Ramet					•		
	4,962,380	10/9/1990	Meadows				1			
-1 -	4,968,988	11/6/1990	Miki et al.							
~ // 	5,099,156	3/24/1992	Delbruck et al.				1			
	5,177,697	1/5/1993	Schanen et al.				1			
	5,243,347	9/7/1993	Jackson et al.			<u> </u>	1			
	5,319,268	6/7/1994	Lyon et al.				1			
'	5,332,997	7/26/1994	Dingwall et al.							
	5,376,935	12/2/1994	Seligson	· · · · · · · · · · · · · · · · · · ·						
	5,666,118	9/9/1997	Gersbach				1			
	5,710,563	1/20/1998	Vu et al.							
	5,734,288	3/31/1998	Dolazza et al.		<u> </u>	 	1	<u>.</u>		
	5,757,219	5/26/1998	Weedon et al.		<u></u>		+			
	5,790,060	8/4/1998	Tesch				 			
	5,793,231	8/11/1998	Whittaker			 	1	··		
	5,825,317	10/20/1998	Anderson et al.				-			
	5,841,384	11/24/1998	Herman et al.			 	-			
	3,041,304	11/21/1990	1			_l				
			Foreign Document	<u>s</u>			Т	-1-4:		
Init.	Document No.	Date	Country		Class	Subclass	Yes	slation No		
IIII.	. 0 298 618	1/11/1989	EP		Ciass		X	-		
J.1	, 0 298 016	1/11/1989	Er			+				
						>				
	Other Do	cuments (Inclu	ding Author, Title,	Date, Perti	inent Pages, o	etc.)				
1.1	Bastos, et al., "A	12-bit Intrinsic	Accuracy High-Speed	CMOS D.	AC", IEEE Jo	urnal of Solid-	State Cir	cuits,		
JU	Vol. 33, No. 12, I	December 1998,	pp. 1959-1969. 14-b 100-MS/s CMO	S DAC" I	FFF Journal	of Solid-State (Circuits.	Vol.		
J.L	35. No. 12. Decer	nber 2000, pp. 1	841-1852.							
JL	Bugeja, et al., "A Solid-State Circu	14-b, 100-MS/s its. Vol. 34, No.	CMOS DAC Design 12, December 1999,	pp. 1719-1	732.					
7.6	Carley, L. Richard	d, "Trimming A	nalog Circuits Using o. 6, December 1989	Floating-G	ate Analog M	OS Memory",	IEEE Jo	urnal		
Examiner						Date Considered 84/15/05				

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office				Atty. Docket No. IMPJ-0015			Serial No. 10/612,829		
				Applicant: Scott A. Cooper					
Information Disclosure Statement by Applicant				Filed: 7/1/2003 Group: 2819			819		
	(Use several she)	1 ned. 7772003						
			U.S. Patent Docume	nts			1=		
Init.	Document No.	Date	Name		Class	Subclass	Filing	Date	
N.	5,870,044	2/9/1999	Dell'ova et al.						
	5,870,048	2/9/1999	Kuo et al.						
	5,933,039	8/3/1999	Hui et al.						
	5,952,891	9/14/1999	Boundry						
	5,952,946	9-14/999	Kramer et al.]				
n 1	5,955,980	9/21/1999	Hanna						
11.	5,982,313	11/9/1999	Brooks et al.						
1	6,118,398	9/12/2000	Fisher et al.					!	
	6,130,632	10/10/2000	Opris						
	6,137,431	10/24/2000	Lee et al.						
	6,169,503	1/2/2001	Wong						
	6,191,715	2/20/20001	Fowers						
	6,317,066	11/13/2001	Chiang						
	6,373,417	4/16/2002	Melanson						
	6,424,279	7/23/2002	Kim et al.						
	6,496,128	12/17/20002	Wiesbauer et al.						
	6,522,275	2/18/2003	May						
	6,570,518	5/27/2003	Riley et al.						
	6,573,853	6/3/2003	Mulder						
1	6,583,740	6/24/2003	Schofield et al.						
			Foreign Document	s					
			T	_	Lou	0.1.1		slation	
Init.	Document No.	Date	Country		Class	Subclass	Yes	No	
							\leftarrow		
							J		
	Other Do	euments (Inclu	ding Author, Title, I)ate. Perti	inent Pages.	etc.)			
1.1	Diorio, et al., "Ad	aptive CMOS: F	rom Biological Inspi	ration to S	ystems-on-a-	-Chip"; IEEE, V	ol 90, N	o. 3;	
J.C	March 2002; pp 3	45-357 .							
2.6	Semiconductor M	Figueroa, et.; "A Floating-Gate Trimmable High DAC in Standard 0.25 um CMOS"; Nonvolatile Semiconductor Memory Workshop, Monterey, CA August 2001; pp 46-47.							
J.L	Berkeley, 1984, p	Gray, et al., "Analysis and Design of Analog Integrated Circuits", Second Edition, University of California, Berkeley, 1984, pp. 66-71.							
J.L	Hyde, et al.; "A Floating-Gate Trimmed, 14-Bit, 250 Ms/s Digital-to-Analog Converter in Standard 0.25 um CMOS", Impini) 2002 Symposium on VLSI Circuits, Honolulu HI; pp 328-331.								
Examiner MM Jawwww				Date Considered 4/11/05					

Form PTO 1449 (Rev. 2-32) U.S. Department of Commerce Patent and Trademark Office					Atty. Docket No. IMPJ-0015		Serial No. 10/612,829			
					Applicant: Scott A. Cooper					
	(Use several sheets if necessary)				Filed: 7	/1/2003	Group: 2	Group: 2819		
	-	(00000000000000000000000000000000000000		· ·			 			
Init.	Ι	Document No.	Date	J.S. Patent Docume Name	nts	Class	Subclass	Filing	Date	
71		6,587,061	7/1/2003	Petrofsky				 		
7.1	1	6,664,909	12/16/2003	Hyde et al.	_			 		
K L	·	3,500,000						 		
	 				1					
					_			\top		
	1						/	1		
	 									
								1		
	-	X				—	X			
			1			/				
	<u> </u>		-							
			***		<u></u>	/				
						/				
		<u> </u>				<u> </u>				
	<u> </u>				$\overline{}$					
		<u></u>		<u> </u>	- }-	<u> </u>				
				Foreign Document	ts			Tmr	slation	
Init.	T	Document No.	Date	Country .		Class	Subclass	Yes	No	
IIII.		Document No.	Date	Country .						
		Ī							1	1
		Other Docu	ments (Inclu	ding Author, Title,	Date, Pert	inent Pages, e	tc.)			
		Tille, et al., "A 1.8-	MOSFET-C	nly $\Sigma \triangle$ Modulator	Using Sub	strate Biased D	epletion-Mod	e MOS		
J. (Capacitors in Series Compensation", IEEE, Journal of Solid-State Circuits, Vol. 36, No. 7, July 2001, pp. 1041-1046. Van der Plas, et al., "A 14-bit Instrinsic Accuracy Q ² Random Walk CMOS DAC", IEEE Journal of Solid-								
JZ		State Circuits, Vol. 3	34. No. 12. De	cember 1999, pp. 17	08-1718.					
J.L	•	Vittoz, "Dynamic A 145-170.	No man	th V						
		Vittoz, "Dynamic A	nalog Technic	ues", Design of Ana	log-Digital	VLSI Circuits	for Telecom	nunicati	ons	
J.P	 	and Signal Processin	ig, Chapter 4,	1994, pp. 97-124. on Techniques for Te	Mon T	ications Applic	ations". Design	n of An	alog-	
J.L	Γ.	Digital VLSI Circuit	s for Telecon	munications and Sig	nal Proces	sing, Chapter 9), 1994, pp. 28	9-315. <i>(</i>	MINTZ	unkai
7.1.		Vittoz, "Delta-Sigm	a Data Conver	rters", Design of Ana	ilog-Digita	I VLSI Circuit	s for Telecom	municati	ions	
Examiner		and Signal Processin	es Chapter 10	, 1994, pp. 317-339.	mo	Date Consid		-he	-	
	(MM Vaccium					L	<u> </u>	1/42		